9 - Phase comparison
Published online by Cambridge University Press: 09 August 2009
Summary
Introduction
The phase comparison path in a phase-locked loop detects the phase delay between the reference and the feedback oscillation. Since the time delay between the edge of the reference signal and the subsequent edge of the divider signal is measured, the phase delay is a signal sampled at the reference frequency.
The phase comparison can be performed either in the analogue or in the digital domain. The analogue implementations, although they use logic circuits such as the XOR gate or the tri-state PFD, provide an analogue value of the phase error. Instead, digital implementations derive the phase error by subtracting the instantaneous count of the reference counter from that of the feedback counter. After the phase error is detected, it is filtered and applied to the VCO tuning port.
The type of phase detection affects the in-band noise, the level of spurious tones and the lock acquisition behaviour. The non-linearity of the phase comparison path may seriously degrade both noise and spurs. Thus, it has to be accurately examined and attenuated.
Phase comparison path
An analogue phase detector is, typically, a logic circuit, which generates pulses of duration equal to the time difference between the REF and the DIV edges. The phase comparison path is sketched in Figure 9.1(a). The phase detector output is low-pass filtered, to extract its average value, or it is accumulated into an integrator in a type-II loop.
Information
- Type
- Chapter
- Information
- Integrated Frequency Synthesizers for Wireless Systems , pp. 211 - 235Publisher: Cambridge University PressPrint publication year: 2007
References
and , A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800, IEEE J. Solid-St. Circ., 37, Jul. 2002, 835–44.CrossRefGoogle Scholar
and , A stabilization technique for phase-locked frequency synthesizers, IEEE J. Solid-St. Circ., 38, Jun. 2003, 888–94.Google Scholar
, and , A modeling approach for ΔΣ fractional-N frequency synthesizers allowing straightforward noise analysis, IEEE J. Solid-St. Circ., 37, Aug. 2002, 1028–38.CrossRefGoogle Scholar
, A new PLL with fast settling time and low phase noise, Microw. J., Jun. 1997, 94–108.Google Scholar
, , , and , Design of a wide-band frequency synthesizer based on TDC and DVC techniques, IEEE J. Solid-St. Circ., 37, Oct. 2002, 1244–55.Google Scholar
, , et al., All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS, IEEE J. Solid-St. Circ., 39, Dec. 2004, 2278–91.Google Scholar
, Frequency Synthesis by Phase Lock, New York, NY: J. Wiley & Sons, Inc., 1990, 2nd edn, 2000.Google Scholar
M. H. Perrot, Techniques for High Data Rate Modulation and Low Power Operation of Fractional-N Frequency Synthesizers, Ph. D. thesis, Massachusetts Institute of Technology, Cambridge, MA, Sep. 1997.
, , , and , A 700-kHz bandwidth ΔΣ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications, IEEE J. Solid-St. Circ., 39, Sep. 2004, 1446–54.CrossRefGoogle Scholar
, , et al., Comparison frequency doubling and charge pump matching techniques for dual-band ΔΣ fractional-N frequency synthesizer, IEEE J. Solid-St. Circ., 40, Nov. 2005, 2228–36.Google Scholar
and , A 1 MHz bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise, IEEE J. Solid-St. Circ., 41, Apr. 2006, 966–80.CrossRefGoogle Scholar
S. F. Gillig, Linearized Three State Phase Detector, U.S. Patent 4970475, Nov. 1990.
and , A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS, IEEE J. Solid-St. Circ., 38, May 2003, 782–92.CrossRefGoogle Scholar
et al., A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN, IEEE J. Solid-St. Circ., 39, Dec. 2004, 2239–49.CrossRefGoogle Scholar
, Design of high-performance CMOS charge pumps in phase-locked loops, Proc. 1999 IEEE International Symposium on Circuits and Systems, 2, Jun. 1999, 545–8.Google Scholar
, and , A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver, IEEE J. Solid-St. Circ., 35, May 2000, 780–7.CrossRefGoogle Scholar
, , et al., A single-chip digitally calibrated 5.15–5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN, IEEE J. Solid-St. Circ., 38, Dec. 2003, 2221–31.CrossRefGoogle Scholar
, , and , Techniques for in-band phase noise reduction in ΔΣ synthesizers, IEEE T. Circuits-II, 50, Nov. 2003, 794–803.Google Scholar
and , On the analysis of ΔΣ fractional-N frequency synthesizers for high-spectral purity, IEEE T. Circuits-II, 50, Nov. 2003, 784–93.Google Scholar
, , and , Enhanced phase noise modeling of fractional-N frequency synthesizers, IEEE T. Circuits-I, 52, Feb. 2005, 379–95.CrossRefGoogle Scholar
, , et al., A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-μm CMOS, IEEE J. Solid-St. Circ., 40, Sep. 2005, 1932–9.CrossRefGoogle Scholar
Accessibility standard: Unknown
Why this information is here
This section outlines the accessibility features of this content - including support for screen readers, full keyboard navigation and high-contrast display options. This may not be relevant for you.Accessibility Information
Accessibility compliance for the PDF of this book is currently unknown
and may be updated in the future.