Hostname: page-component-745bb68f8f-g4j75 Total loading time: 0 Render date: 2025-02-09T21:07:22.706Z Has data issue: false hasContentIssue false
  • English
  • Français

Dual Work Function CMOS Gate Technology Based on Metal Interdiffusion

Published online by Cambridge University Press:  21 March 2011

Igor Polishchuk ,
Pushkar Ranade ,
Tsu-Jae King  and
Chenming Hu
Igor Polishchuk
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California at Berkeley, Berkeley, CA 94720
Pushkar Ranade
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California at Berkeley, Berkeley, CA 94720
Tsu-Jae King
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California at Berkeley, Berkeley, CA 94720
Chenming Hu
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California at Berkeley, Berkeley, CA 94720
Get access

Abstract

In this paper we propose a new metal-gate CMOS technology that uses a combination of two metals to achieve a low threshold voltage for both n- and p-MOSFET's. One of the gate electrodes is formed by metal interdiffusion so that no metal has to be etched away from the gate dielectric surface. Consequently, this process does not compromise the integrity and electrical reliability of the gate dielectric. This new technology is demonstrated for the Ti-Ni metal combination that produces gate electrodes with 3.9 eV and 5.3 eV work functions for n-MOS and p-MOS devices respectively.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 670: Symposium K – Gate Stack and Sillicide Issues in Silicon , 2001 , K5.1
Copyright
Copyright © Materials Research Society 2001

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Schuegraf, K. F., King, C. C. and Hu, C., 1993 Int. Symp. on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers, 86 (1993).Google Scholar
2. Luan, H. F., Wu, B. Z., Kang, L. G., Vrtis, R., Roberts, D., Kwong, D. L., International Electron Devices Meeting 1998, IEEE, 1998. p. 609 Google Scholar
3. Lee, C. H., Luan, H. F., Bai, W. P., Lee, S. J., Jeon, T. S., Senzaki, Y., Roberts, D., Kwong, D. L., International Electron Devices Meeting 2000, IEEE, 2000. p. 27 Google Scholar
4. Lu, Q., Yeo, Y.-C., Ranade, P., Takeuchi, H., King, T.-J., Hu, C., Song, S. C., Luan, H. F., Kwong, D. L., 2000 Symposium on VLSI Technology, IEEE, 2000, p. 72 Google Scholar
5. Gibbs, G. B., Graham, D., Tomlin, D. H., Phil. Mag., 8, 1269, (1963)Google Scholar
6. Yu, B., Tung, Y.-T., Tang, S., Hui, E., King, T.-J., Hu, C., Int. Semiconductor Device Research Symp., 623 (1997).Google Scholar
7. Nicollian, E. H., Brews, J. R., MOS (Metal Oxide Semiconductor) Physics and Technology, (John Whley & Sons, New York, 1982) p. 467.Google Scholar
8. Yagishita, A., et al., IEEE Transactions on Electron Devices, 47, 1028 (2000).Google Scholar