Hostname: page-component-6dbcb7884d-64ff6 Total loading time: 0 Render date: 2025-02-14T03:09:18.449Z Has data issue: false hasContentIssue false
  • English
  • Français

Channel Layer Surface Modifications in a-Si:II thin Film Transistors With Oxide/Nitride Dielectric Layers

Published online by Cambridge University Press:  22 February 2011

S. S. He ,
D. J. Stephens ,
R. W. Hamaker  and
G. Lucovsky
S. S. He
Affiliation:
Departments of Physics, Electrical and Computer Engineering, and Materials Science and Engineering, North Carolina State University, Raleigh NC 27695–8202
D. J. Stephens
Affiliation:
Departments of Physics, Electrical and Computer Engineering, and Materials Science and Engineering, North Carolina State University, Raleigh NC 27695–8202
R. W. Hamaker
Affiliation:
Departments of Physics, Electrical and Computer Engineering, and Materials Science and Engineering, North Carolina State University, Raleigh NC 27695–8202
G. Lucovsky
Affiliation:
Departments of Physics, Electrical and Computer Engineering, and Materials Science and Engineering, North Carolina State University, Raleigh NC 27695–8202
Get access

Abstract

We have fabricated normal and inverted staggered a-Si:H thin film transistors, TFTs, using silicon oxide/nitride double layer dielectrics. Significant improvements in the electrical performance of these TFTs have been obtained by integrating additional processingsteps into the usual processing cycles. These include; i) a pre-deposition nitridation ofthe a-Si:H surface for the top-gate devices, and ii) a post-deposition passivation of thea-Si:H surface (i.e., the back of the channel region) for the bottom-gate structures. Improvements in the electrical properties of the a-Si:H TFTs resulting from these additionalprocessing steps are discussed.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 282: Symposium E – Chemical Perspectives of Microelectronic Materials III , 1992 , 505
Copyright
Copyright © Materials Research Society 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Suzuki, K., “Flat panel displays using amorphous and microcrystalline semiconductor devices”, in Amorphous and Microcrystalline Semiconductor Devices. Edited Kanicki, J., (Artech House, Boston, 1991), p. 77.Google Scholar
2. Powell, M.J., Deane, S.C., French, I.D., Hughes, J.R. and Milne, W.I., Philo. Mag. B 63, 325 (1991).Google Scholar
3. Parsons, G.N., Kusano, C., and Lucovsky, G., J. Vac. Sci. Technol. A. 5, 1655 (1987).Google Scholar
4. He, S.S., Stephens, D.J., Ma, Y., Yasuda, T., Habermehl, S. and Lucovsky, G., MRS Symp. Proc, Spring 1992.Google Scholar
5. Hiranaka, K., Yoshimura, T., Yamaguchi, T., and Yanagisawa, S., J. Appl. Phys. 60, 4204 (1986).Google Scholar
6. Parsons, G.N., Souk, J.H. and Batey, J., J. Appl. Phys. 70, 1553 (1991).Google Scholar
7. Paloura, E.C., Lagowski, J., and Gatos, H.C., J. Appl. Phys. 69, 3995 (1991).Google Scholar
8. Robertson, J., Philo. Mag B 63, 47 (1991).Google Scholar
9. He, S.S., Stephens, D.J., Lucovsky, G. and Hamaker, R.W., MRS Symp. Proc. Fall 1992.Google Scholar
10. Lucovsky, G., Ma, Y., He, S.S., Yasuda, T., Stephens, D.J., and Habermehl, S., MRS Symp. Proc, Fall 1992.Google Scholar